



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/885,426	06/19/2001	Daniel Sobek	AMD-E306	4225
7590	04/15/2004		EXAMINER	
Wagner Murabito & Hao LLP Two North Market Street Third Floor San Jose, CA 95113			VU, QUANG D	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 04/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/885,426	SOBEK ET AL.
Examiner	Art Unit	
Quang D Vu	2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 09 January 2004.

2a) This action is **FINAL**. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 15-30 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) Claim(s) _____ is/are allowed.
6) Claim(s) 15-30 is/are rejected.
7) Claim(s) _____ is/are objected to.
8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ .
5) Notice of Informal Patent Application (PTO-152)
6) Other: _____ .

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 16-18, 20-26 and 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 5,739,569 to Chen in view of US Patent No. 5,879,990 to Dormans et al.

Regarding claim 16, Chen (figures 2, 10a-c) teaches a process of fabricating a memory cell comprising a substrate that comprises a first region and a second region with a channel therebetween, the method comprising:

forming a gate (120) above the channel of the substrate (8), wherein the gate comprises a polysilicon layer (column 6, lines 36-39, lines 49-51);

forming a bit line subsequent to the forming the gate comprising the polysilicon layer (BL1 to BL4; figure 2).

Chen differs from the claimed invention by not siliciding the bitline. However, Dormans et al. teach siliciding (26) layer (figures 7-8; column 5, lines 22-28) in a non-volatile memory cell. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Dormans et al. into the method taught by Chen, since the silicide layer reduces the resistivity of the bitline.

Regarding claim 17, Chen differs from the claimed invention by not showing siliciding the polysilicon layer. However, Dormans et al. (figures 7-8) teach siliciding the polysilicon layer (21) (column 5, lines 22-28). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Dormans et al. into the method taught by Chen because the silicide layer reduce the resistivity of the polysilicon gate.

Regarding claim 18, the combined device shows the siliciding of the bitline and the polysilicon layer occur simultaneously (Dormans et al.; column 5, lines 22-28).

Regarding claim 20, Chen teaches the charge trapping region (116) comprises silicon nitride (column 6, lines 30-32).

Regarding claim 21, Chen differs from the claimed invention by not showing the gate comprises an N-type material. However, Dormans et al. teach the gate layer (17) comprises an N-type material (column 4, lines 39-45). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to further incorporate the teaching of Dormans et al. into method taught by Chen, since it reduces the resistance of the gate electrode.

Regarding claim 22, Chen differs from the claimed invention by not showing the gate comprises a polycrystalline silicon. However, Dormans et al. teach the gate comprises a polycrystalline silicon (column 4, lines 39-45). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to further incorporate the teaching of Dormans et al. into method taught by Chen, since it is a conventional gate electrode material.

Regarding claim 23, Chen teaches forming an insulating layer (118) on the charge trapping region (116).

Regarding claim 24, Chen teaches the insulating layer (118) comprises silicon oxide (column 6, lines 33-35).

Regarding claim 25, Chen teaches the charge trapping region (116) comprises silicon nitride (column 6, lines 30-32).

Regarding claim 26, Chen teaches the memory cell comprises an EEPROM memory cell (column 1, lines 39-40).

Regarding claim 29, the combined device differs from the claimed invention by not showing the process further comprising scaling the length of the bitline. It would have been ordinary skill in the art at the time the invention was made to scale the length of the bitline because it fits the bit line into the device. Furthermore, it has been held that discovering an optimum value of a result effect variable involves only routine skill the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). The length of the bitline also depends on the density of the memory device.

Regarding claim 30, the combined device differs from the claimed invention by not showing the scaling comprises reducing the thermal cycle of the bitline. It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the bitline by thermal process, since it reduces or increases the length of the bitline.

3. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Dormans et al., and further in view of US Patent No. 5,942,782 to Hsu.

Regarding claim 15, the disclosures of Chen and Dormans et al. are discussed as applied to claims 16-18, 20-26 and 29-30 above.

Chen and Dormans et al. differ from the claimed invention by not showing forming an oxide over the silicided bitline. However, Hsu (figures 2A-F) teaches forming an oxide layer (34). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Hsu into the method taught by Chen and Dormans et al. because it protects the device from the external damage. The combined device shows forming an oxide over the silicided bitline.

4. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Dormans et al., and further in view of US Patent No. 6,218,695 to Nachumovsky.

Regarding claim 19, the disclosures of Chen and Dormans et al. are discussed as applied to claims 16-18, 20-26 and 29-30 above.

Chen teaches the nitride layer (116). It is known in the art that electron jump into the nitride layer and can be stored in the nitride layer as shown for example by Nachumovsky. Nachumovsky (figure 1) teaches electron jump into the nitride layer (20) by hot electron injection (column 1, lines 25-30).

Chen teaches forming a layer (115) between the channel and the charge-trapping region (116). Chen differs from the claimed invention by not showing the layer has a thickness such that the first amount of charge is prevented from directly tunneling into the layer. It is inherent that the first amount of charge is prevented from directly tunneling into the layer because the first amount of charge (electron) jumps into the charge storage region by hot electron injection.

5. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Dormans et al., and further in view of US Patent No. 5,859,454 to Choi et al.

Regarding claim 27, the disclosures of Chen and Dormans et al. are discussed as applied to claims 16-18, 20-26 and 29-30 above.

Chen and Dormans et al. differ from the claimed invention by not showing the memory cell comprises a two-bit memory cell. However, Choi et al. teach the memory cell comprises a two-bit memory cell (column 1, lines 28-32). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Choi et al. into the method taught by Chen and Dormans et al. because it enhances the density of data on the same chip. The combined device shows the memory cell comprises a two-bit memory cell.

6. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Dormans et al., and further in view of US Patent No. 6,477,084 to Eitan.

Regarding claim 28, the disclosures of Chen and Dormans et al. are discussed as applied to claims 16-18, 20-26 and 29-30 above.

Chen and Dormans et al. differ from the claimed invention by not showing a p-type substrate. However, Eitan teaches the substrate comprises a p-type substrate (column 8, lines 1-3). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Eitan into the method taught by Chen and Dormans et al. because it is a known semiconductor material for substrate.

Response to Arguments

Applicant's arguments with respect to claims 15-30 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

qv
April 6, 2004

Steven Lohr
